ESD protection Diode with Guard Ring Layout Optimized for Latch-up Immunity Enhancement in FinFET technology | IEEE Conference Publication | IEEE Xplore