IC critical volume calculation through ray-casting of CSG trees

This paper describes a method of finding the critical volume of integrated circuit (IC) layers. The aim of the technique is to calculate metrics of an IC that can be used to estimate the chip yield. The layout itself and the defects that arise in production are considered to be three-dimensional, as opposed to two-dimensional, objects.