Gross Die Per Wafer and Yield Optimization for GaAs ICs With Sub-Micron Features

In an effort to maximize gross die per wafer (GDPW) while improving yield, various steps were taken to implement changes in the reticle layout and stepper exposure conditions across multiple designs. This allowed us to satisfy high yield goals for the BiHEMT process in a high volume manufacturing environment.