Ordered Access Memory Based Programmable Hardware Accelerator Parallel Architecture

Programmable hardware accelerator architecture and information processing method based on a new model of computation with parallel ordered data and command access is proposed in a paper. The principles of the formation, compilation and execution of the computer program in the hardware accelerator according to the proposed model are given. The advantages of the proposed hardware accelerator architecture over traditional ones are highlighted.