Loading [MathJax]/extensions/MathMenu.js
Gate-Cut-Last in RMG to Enable Gate Extension Scaling and Parasitic Capacitance Reduction | IEEE Conference Publication | IEEE Xplore

Gate-Cut-Last in RMG to Enable Gate Extension Scaling and Parasitic Capacitance Reduction


Abstract:

In this paper, we present for the first time a “Gate-Cut-Last” integration scheme completed within the Replacement Metal Gate (RMG) module. This novel gate cut (CT) techn...Show More

Abstract:

In this paper, we present for the first time a “Gate-Cut-Last” integration scheme completed within the Replacement Metal Gate (RMG) module. This novel gate cut (CT) technique allows the scaling of gate extension length past the end fin which reduces parasitic capacitance, leakage and performance variation. In addition, we demonstrate that CT-in-RMG is a promising alternative integration process that can enable scaling for future logic technology nodes. Device, circuit and reliability results are shown to compare this novel CT-in-RMG process to the conventional gate cut method.
Date of Conference: 09-14 June 2019
Date Added to IEEE Xplore: 25 July 2019
ISBN Information:

ISSN Information:

Conference Location: Kyoto, Japan

Contact IEEE to Subscribe

References

References is not available for this document.