Optimized FPGA Implementation of the CRC Using Parallel Pipelining Architecture | IEEE Conference Publication | IEEE Xplore