New Improved Low Power Triple Tail Cell with Controlled Current Source

This paper proposes a new improved low power triple tail cell with controlled current source which can accept three logic inputs. The proposed topology shows a reduction in power dissipation and an improved PDP compared to existing triple tail based three input XOR gate. The proposed topology also shows lower variation in delay and voltage swing in Monte Carlo simulations than existing triple tail based implementation.