Analysis of the logic model used in selective precharge

Selective precharge is a technique that has been derived for reducing the energy used in large fan-in logic arrays. The limits of the simplistic logic model used in earlier work on selective precharge are carefully studied here. The accuracy of this model under different probability distributions of connections in an array and the potential impacts of input signal bias and correlations among input signals are discussed.