Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si | IEEE Journals & Magazine | IEEE Xplore