Device layout dimension impact on substrate effective resistivity | IEEE Conference Publication | IEEE Xplore