A bus controlled clock generator IC (for TV front end)

The author describes a line-locked clock generation circuit for digital video processing systems with a digital line-PLL (phase-locked loop) and a digital/analog clock-PLL. A virtual frequency twice that of a crystal is used.<>