A Three-Layer Resist Process for T - and Γ-Gates in High Electron Mobility Transistor Fabrication | IEEE Conference Publication | IEEE Xplore