Hardware-Efficient Post-Processing Architectures for True Random Number Generators | IEEE Journals & Magazine | IEEE Xplore