A 1.8 V 18 Mb DDR CMOS SRAM with power reduction techniques | IEEE Conference Publication | IEEE Xplore