Error Correctable Approximate Multiplier with Area/Power Efficient Design Through Mixed CMOS/PTL | IEEE Conference Publication | IEEE Xplore