Implementation of 9 bit Signed Vedic Multiplier on Zed Board | IEEE Conference Publication | IEEE Xplore