A Shock-Optimized SECE Integrated Circuit | IEEE Journals & Magazine | IEEE Xplore