P1505.1/D4, Jul 2018 - IEEE Draft Standard for the Common Test Interface Pin Map Configuration for High-Density, Single-Tier Electronics Test Requirements Utilizing IEEE Std 1505 | IEEE Standard | IEEE Xplore