Performance Optimization of All-Spin Logic Device Based on Silver Interconnects and Asymmetric Tunneling Layer | IEEE Journals & Magazine | IEEE Xplore