FIR Filter Realization via Deferred End-Around Carry Modular Addition

Hardware realization of FIR filters that are based on residue number systems leads to increased speed and reduced power, where besides the popular Mersenne numbers, several moduli of the form 2
ⁿ
± δ (δ ≥ 3) are commonly used. However, additional weighted 2
ⁱ
(
i
> 1) end-around carries (EACs) slow down and complicate the required modular adders in comparison to modulo-(2
ⁿ
-1) adders. For example, for δ = 3, the modular sum is obtained via
A
+
B
∓ 3
c
_out
, where
A
and
B
are modulo-(2
ⁿ
± 3) operands and
c
_out
is the carryout of binary addition
A
+
B
. In this paper, a new multioperand modular adder is proposed, where the key improvement is that all the required EAC additions (e.g., +3
c
_out
) are postponed until after the last filter tap, whereby tens of addition operations take place without the EAC secondary addition; hence considerable savings of time, area consumption, and power dissipation. The proposed deferred EAC addition scheme has been applied to three previous relevant works. The corresponding synthesis results showed over 11%-32%, 27%-29%, and 21%-37%, reductions in delay, area, and power measures, respectively. This is achieved despite area and power overhead of the few appended stages into the pipelined architecture of the filter, which are nevertheless shown to become less significant as the number of filter taps grows.