Lowering the error floors of low-density parity-check codes with additional check nodes | IEEE Conference Publication | IEEE Xplore