Investigation on the Vdd scaling limit of stochastic computing circuits based on FinFET technology

The scaling limits of supply voltage (V_dd) in stochastic computing are investigated based on foundry-level 16/14nm FinFET technology, considering inherent, static and transient variations. Circuit functionality, EDP, arithmetic error are examined, indicating that transient variation induced arithmetic bias is the dominating factor.