Device reliability in analog CMOS applications

A comprehensive discussion is performed of MOSFET reliability under analog operation taking into account channel hot-carrier (CHC) stress, bias temperature (BT) instabilities, hard and soft breakdown and SILC. The conditions for the occurrence of these mechanisms and criteria for stress induced malfunction of analog circuits are discussed including the physics behind the behavior of typical analog device parameters after CHC and BT stress.