A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling

This paper introduces a high-order continuous-time (CT) delta-sigma modulator (DSM) that applies digital-domain noise coupling (DNC) based on the structural advantages of the successive-approximation register (SAR) analog-to-digital converter (ADC), which makes the implementation of second-order noise coupling very simple. Due to digital-domain implementation as well as the SAR ADC where the key building blocks are embedded for the proposed DNC, compact size and efficient power consumption could be designed. For low circuit noise, a feedback DAC is implemented with a tri-level current-steering DAC. Tri-level data-weight averaging (TDWA) improves the linearity of the DAC. With the proposed DNC and TDWA, a prototype CT DSM fabricated in a 28-nm CMOS achieves a peak 74.4-dB SNDR and an 80.8-dB dynamic range (DR) for a 10-MHz BW with an oversampling ratio of 16, resulting in a Schreier FoM
_DR
of 174.5 dB. The chip area occupies 0.1 mm
²
, and the power consumption is 4.2 mW.