An implementation of MPEG-2 transport stream multiplexer

In this paper we presents an ASIC implementation of MPEG-2 system transport stream (TS) multiplexer in compliance with ISO/IEC 13818-1. With built-in Peripheral Component Interconnect (PCI) I/O interface, the MPEG-2 system multiplexer chip can multiplex two programs: each program consists of a video, an audio and an additional host data as well as host selected Program Specific Information (PSI). Also host can control video and audio encoders which are developed through the PCI I/O interface. Our chipset supports compressed MP@ML video bit stream up to 15 Mbps and MPEG-2 audio bit stream up to 1.2 Mbps. It is applicable to HDTV multiplexer. It has been described by VHDL. Its gate-level optimization and simulation has been performed using COMPASS CAD tool. Our implementation result shows about 81000 equivalent gate counts with 50000 bits of memory. Some specific features of our chipset will be presented in the paper.