A design of adiabatic digital circuits for micro, nano and cube satellites: Four stage JK-FF binary counter using four-phase AC-clocked power-supply | IEEE Conference Publication | IEEE Xplore