Error rate estimation of a design implemented in an FPGA based on the operating conditions | IEEE Conference Publication | IEEE Xplore