On design of low-noise adaptive output drivers

In this paper new findings to design fast and low noise generating CMOS output drivers are presented. The adaptive technique applied not only reduces power-rail noise, but also removes overshoots and unnecessary switching. A new multistage output driver is compared to four standard designs for time delay, maximum dynamic current and power-rail noise under various loading conditions. A comparison of silicon area is also given.