An improved architecture and implementation of cascaded integrator-comb decimation filters

In this paper an improved version of the nonrecursive carry-save-adder-based structure for CIC (cascaded-integrator-comb) decimation filters is proposed for high speed applications. By employing parallel processing techniques, the improved structure can further increase the sampling rate of CIC filters. Low-complexity implementation of the parallel stages is also discussed.