Inner cylinder Ta/sub 2/O/sub 5/ capacitor process for 1 Gb DRAM and beyond | IEEE Conference Publication | IEEE Xplore