ESD performance enhancement methodologies for CMOS power transistors

Key challenges in providing ESD protection for High Voltage CMOS technology is presented in this paper. Based on that, various methodologies to make the high voltage power transistor ESD self-protecting without changing the device IV characteristics and dimension, for different HV technologies is outlined.