A reusable inner product unit for DSP applications

In this paper a two's complement parameterized multiplier/inner-product unit cell is presented. It can be used as a library element when a methodology for Design with Reusability (DwR) is applied. The multiplicand and multiplier operands can be of any size. The cell code is written as VHDL suited for the Synopsys high-level synthesis tool.