Parallel reduction of RLC-circuits

In this paper a parallel implementation of the RLC-circuit dimensions reduction algorithm based on the Y-Δ transformation is considered. The algorithm in question is based on the modified Sangiovanni-Vincentelli cluster algorithm. Simulation results are given, which prove efficiency of the proposed solution.