Thermal neutron-induced soft-error rates for flip-flop designs in 16-nm bulk FinFET technology | IEEE Conference Publication | IEEE Xplore