Logic analysis and verification of n-input genetic logic circuits | IEEE Conference Publication | IEEE Xplore