Analyzing delamination in ASIC packages

The reliability of microelectronic devices is often limited by internal local delamination that occurs between the polyimide layer and the re-distribution top metal layer on the chip surface during temperature cycle testing. In order to design reliable microelectronic packages and to avoid additional delay and cost of potential re-designs, such effects should be thoroughly analyzed, understood and avoided already in the design phase of the product.