P1076.1/D1.2, May 2017 - IEEE Draft Standard VHDL Analog and Mixed-Signal Extensions | IEEE Standard | IEEE Xplore