SHA-3 implementation using ReRAM based in-memory computing architecture | IEEE Conference Publication | IEEE Xplore