Impact of new materials, changes in physics and continued ULSI scaling on failure mechanisms and analysis

Scaling has pushed existing CMOS materials to their physical and reliability limits. New materials such as Cu, low-k interconnect dielectrics, and high-k gate dielectrics are required if the historical scaling rate is to continue. The benefits and trade-offs associated with these new CMOS materials introductions are discussed.