Analysis and design of low power nonlinear PFD architectures for a fast locking PLL | IEEE Conference Publication | IEEE Xplore