Efficient software packet processing on heterogeneous and asymmetric hardware architectures | IEEE Conference Publication | IEEE Xplore