Design of efficient NOC router for chip multiprocessor

Router architecture plays an important role in a Network-on-chip design for achieving high throughput and low latency. In this paper, output buffer router has been emulated using the concept of Distributed Shared Buffer Router. Main focus of the design was to increase the throughput and lower the latency with minimum area and power overhead.