Algorithms and vlsi architectures for low-density parity-check codes: part 2 - efficient coding architectures | IEEE Journals & Magazine | IEEE Xplore