Clock jitter correction circuit for high speed clock signals using delay units a nd time selection window

In this paper, a clock jitter correction circuit is proposed. The circuit corrects the jitter error in the location of the rising and falling edges of the clock pulses. The circuit topology employs delay units and time selection window to ensure jitter free output. The number of the corrected edges of the clock signal is equal to the number of edge correction units.