A two-input 8-transistor SRAM cell with enhanced noise immunity

The paper presents eight transistors SRAM cell with improved noise (interferences) immunity. The effect is reached by use an additional bus to control the state of the cell trigger. The results of the simulations as well as experiments have been demonstrated. The following SRAM characteristics have been obtained SNM = 222 mV, WRM = 1017 mV, the cell discharge current is 114 uA. The test chip has been fabricated with parameters of 180 nm CMOS process of UMC.