Trade-offs in CAC memory terminations

DDR3L based memory bus design conventionally employs termination on the command, address and control bus. This paper discusses the effort to optimize the bus to function within the specifications without these terminations. Signaling and power sensitivities are discussed at various bus speeds.