Implementation of high speed vedic multiplier using modified adder | IEEE Conference Publication | IEEE Xplore