Total Ionizing Dose Effects on a 12-bit 40kS/s SAR ADC Designed With a Dummy Gate-Assisted n-MOSFET

A 12-bit 40kS/s successive approximation register analog-to-digital converter (ADC) designed with a dummy gate-assisted (DGA) n-MOSFET is presented for space applications requiring high resolution, low power consumption, and moderate conversion speed. Additionally, a custom-designed metal finger capacitor and a body-tied p-MOSFET protected by guard ring in a bootstrapping circuit were used to mitigate the performance degradation caused by radiation-induced leakage current. The designed ADC was fabricated in a commercial standard 0.35 μm CMOS process. In order to evaluate its radiation hardness, the fabricated ADC was exposed to
⁶⁰
Co gamma rays with a dose of up to 300krad (Si). The measured signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) were 67.9dB and 78.7dB, respectively. Although a small amount of degradation of the SNDR was observed after radiation exposure, it corresponds to only about a 0.1 effective-number-of-bit (ENOB) drop from the measured result of an unirradiated chip.