Computational study of strain-engineered III–V tunneling transistors | IEEE Conference Publication | IEEE Xplore