A flexible router chip for massively parallel data-driven computer

This paper describes a design of flexible router chip which constructs a massively parallel computer with a single chip data driven microprocessor[1]. So far, a number of router chips have been developed. However most of them are dedicated to specific network structures. In contrast, various network structures such as torus and indirect binary n-cube, can be flexibly constructed using the proposed router chips.